Design methodology of robust, energy efficient 8t-sram based in-memory  logic gates with negative capacitance fets

Design methodology of robust, energy efficient 8t-sram based in-memory  logic gates with negative capacitance fets

Shape